In order to approximate the signal controllabilities, this research introduces new probabilistic measures called "signal priorities," whose computation relies on the "minimum-value distributions" of fanout input variables of a digital circuit. The signal priorities serve the same purpose as do the signal controllabilities. That is, they are used to accelerate the automatic test pattem generation algorithm; however, their computation requires much less effort. This new method is formally defined and tested with several practical example circuits
INTRODUCTION
The goal of this research is to seek a more efficient technique that would accelerate an existing Automatic Test Pattem Generation algorithm for detecting single stuck-at faults in digital circuits. The intent is to reduce the overall testing cost and produce high-quality input test patterns that would detect a high percentage of faults.
A number of Deterministic Automatic Test Pattem Generation (DATPG) algorithms have been developed over the years. Because of the increasing complexity of digtal systems, current research activity has focused on the acceleration of the existing DATPG algorithms. With this in mind, the following investigates the progress that has been made so far.
One of the very first DATPG algorithms called "D-algorithm" was designed by Roth [1966] . The D-algorithm was considered a significant research work because it was formally proven to be a complete algorithm, which, for a given fault, guaranteed to find an input test pattem if one existed. The basic feature of the D-algorithm was that its fault processing started at the fault's location, and advanced toward the primary outputs and inputs of the circuit. However, for certain types of combinational circuits, such a fault processing strategy of the D-algorithm became very inefficient due to an excessive number of backtracking during the determination of the desired input test pattems. Such a problem made the D-algorithm potentially an exhaustive algorithm.
In 1981, an algorithm called "PODEM" (path-oriented decision making) was developed to overcome the deficiency of the D-algorithm [Goel 19811 . Instead of starting the fault processing at the fault's location, PODEM started at the primary inputs of the circuit and advanced toward the primary outputs of the circuit. PODEM also imposed several conditions for early termination of the search process whenever the fault's effect was found not observable.
By employing the above features, Goel showed that for certain types of combinational circuits, PODEM potentially could prevent the search for input test pattems from degenerating into an exhaustive process. Thus, the performance of PODEM was more efficient compared to that of the D-algorithm. However, PODEM still faced the same problem as did the D-algorithm for a more general class of combinational circuits.
Two years later, FAN (fanout-oriented test generation algorithm), developed by Fujiwara and Shimono [1983] , introduced a new search strategy that further improved the performance of the test generation. Based on the fanout structure of the circuit, FANS search mechanism performed on multiple paths in the circuit to speed up the fault processing. Upon meeting an intemal fanout signal that was fed by a fanout-free sub-circuit and not accessible by the fault effect, FAN postponed the search process so that it could work on other tasks.
Efforts on accelerating the existing DATPG algorithms summarized so far have been concerned with how the search process in the DATPG could be guided, so that it would not degenerate into an exhaustive procedure. These search strategies were developed directly based on the topologcal analysis of the circuit. However, these search strateges had a big drawback. That is, the analysis did not actually take into account the probabilistic distributions of signal lines. As a result, the test patterns found may not be valid due to their small probabilities of occurrences. Nevertheless, there were other search acceleration techniques available These techniques relied on probabilistic mzasures such as the "signal controllabilities" of the signal lines in the circuit. The signal controllability of a signal line is defined as the probability that the line is set to a specified value (0 or 1 In the binary logic system) when the input pattem is randomly applied to the circuit. Agrawal [ 19851 was one of the pioneers in promoting the probabilistic guidance for the search process In the DATPG. In his paper, titled "Probabilistically Guided Test Generation," Agrawal experimentally showed that the signal controllabilities guided the search process more efficiently than did the search stratea of PODEM.
The problem with the probabilistic approach mentioned above was that the computation of the exact signal controllabilities increased exponentially with the number of fanout input variables of the circuit. Research works such as [Savir et al. 1984 , Chakravarty and Hunt 111 19901 had shown ways to improve the efficiency aspect of the signal controllability computation, but the result was still far from being satisfactory. For example, very often, the controllability was severely underestimated by using the method proposed by Savir (see [Chakravarty and Hunt 111 19901) . Also, the "Efficient Enumeration" method developed by Chakravarty and Hunt I11 relied heavily on redundant subcircuits which would not be intentionally designed in many cases
In order to approximate the signal controllabilities as many other researchers have done, we will introduce new parameters called "signal priorities" that serve the same purpose as did the signal probabilities (i.e., guiding the test generation process), but their computation effort is reduced significantly.
The reduction mentioned above is achieved by employing the "minimum-value distributions" [Soong 19811 of the fanout input variables of the circuit. Based on these distributions, only those input test pattems that would contribute a significant weight to the computation of the signal controllability of a circuit line are enumerated; the other input test pattems are totally ignored in the process. As a result, the computation process is implicit (i.e., not exhaustive). The result of such a computation, for a gwen circuit line, is what we call the "signal priority." By using the above implicit method, we will show that the amount of computation for the signal priority of a given line in a circuit is about half that of the exact signal controllability. For a large dietal circuit with a large number of fanout input variables, such a reduction in the computation significantly accelerates the overall DATPG. Also, we will present a method for evaluating the maximum difference between the I-priority and the exact 1 -controllability for any gven signal in a circuit.
To demonstrate the computation and utility of the 1 -priority, we conducted several simulations. One of the simulations involved a part of a real circuit that had been maintained at the Oklahoma City Air Logistics Center, Tinker Air Force Base. The results of the simulations consistently showed that the signal priority could be efficiently used to replace the traditional exact controllability to accelerate the test pattern generation process.
COMPUTATION OF EXACT CONTROLLABILITIES
For a fanout-free circuit, the computation of 1 -controllabilities can be performed in linear time using simple probability expressions shown below. a) An AND gate U with output g and N inputs (XI, X,, ..., U:
b) An OR gate U with output g and N inputs (XI, &, ._.,
The I-controllability of the output of each of these gates is calculated in terms of the 1 -controllabilities of the outputs of AND, OR, and NOT gates that implement the XOR or XNOR function. For a circuit that has K fanout inputs F,, F,, ..., F,, the exact computation of the 1-controllability Prob(g-1 }, where g is any signal line the circuit, requires an exhaustive enumeration of 2K K-tuples. The Prob(g=l } is defined as c) A NOT gate U with input i and output g: d) XOR and XNOR gates: where, for
and the conditional term Prob{g=l I H,} for each i can be computed directly using Equations 2.1-3.
For convenience in later discussion and computer simulations, the conditional and unconditional terms in Equation 2.5 are rewritten in a matrix notation. Let C( 1,g) denote a 1x2, conditional 1-controllability matrix There are two types of signal priorities: 0-priority and I-priority. The definition and use of signal priorities are equivalent to those of signal controllabilities. That is, the priority of a signal is defined as the probability of H( F) = setting that signal to a specified value when an input pattem is randomly selected and applied to the circuit. When the 0-priority is higher than the I-priority for a given signal line, it implies that the 0 value is more justifiable than is the 1 value, and vice versa.
As with controllabilities, the signal priorities are used to effectively guide the justification process so that the number of backtrackings is reduced. The development and computation of signal priorities are described in the following sections. 
2) where the signal controllabilities of F, for all k are assumed to be independent. When the probability distributions of all F, are identical, Equation 3.2 becomes (3.
3) The corresponding expressions for Prob{M,} can be easily obtained by changing the 0's to 1's in each of the Equations 3.2 and 3.3. One has when the probability distributions of F, are identical. The probability distributions of are termed the minimum-value hstributions [Soong 19811 of fanout variables.
As will be shown later, the probability distribution of plays a critical role in the computation of the signal priorities. For now, note that when Prob(M,,} > Prob{M,), it means that, among the 2" K-tuples, the probabilities of occurrences of the IC-tuples that have a majority of 0 signals are generally larger than those of the K-tuples that have a majority of 1 signals. On the other hand, when Prob(w) < Prob{M, 1, the occurrences of the 1-majority K-tuples are generally more frequent than are those of the 0-majority K-tuples. For example, suppose that a circuit has 3 fanout inputs F,, F,, and F,. When Prob ,,) , the quantities Prob{H,} corresponding to the 0-majority fanout combinations will be smaller compared to those of the 1-majority fanout combinations. In such a case, one can simply ignore the rows of H(F) that correspond to the small ProbfH,}, and the value of Probtg} calculated from Equation 2.12 will not be significantly affected. This is especially true when the absolute difference between Prob{M,} and Prob{M,,} is large. To illustrate this point, two calculations are performed on an arbitrary digital circuit that has 5 fanout input variables whose signal probabilities are randomly generated (the internal structure of t h s circuit is not relevant at this point). Also, for simplicity, assume that each of the elements of the matrix C( 1,g) is equal to 1.
a) The signal probabilities of the fanout inputs are generated such that Prob(M,} > Prob{M,,} (see Figure 1) . In this case, the probabilities of occurrences of input H,,, HI,, H,,, €$,, and b5 are generally small compared to the others. The probabilities of these tuples can be ignored in the computation of Equation 2.12 since their sum contributes about 16% to the computation.
b) The signal probabilities of the fanout inputs are generated such that Prob(w} > Prob(M,} (see Figure 2) . In this case, the probabilities of occurrences of the input combinations H8. H,,, HI,, HI,, HI,, %, , &, H23, T4, H,,, %, , b8, y9, H,,, H,,, and H32 are generally small compared to the others. The probabilities of these tuples can be ignored in the computation of Equation 2.12 since their sum contributes about 16% to the computation.
Obviously, the larger the difference between Prob{M,,) and Prob{M,}, the more accurately the signal priorities can reflect the relationship between the signal controllabilities. Note that in the two calculations above, the values of Prob(M,,} and Prob{M,} do not differ by much.
Let H(F), denote the row-reduced H(F). When one performs the calculation of Equation 2.12 with H(F),
(instead of using H(F)), the result will be what we shall refer to as a I-priority. The 0-priority can be obtained by subtracting the 1-priority from 1. Procedure 3.1 below describes the basic steps for obtaining the signal priorities in a circuit. Step 3: Use H(F), in Step 2 to perform the computation according to Equation 2.12 to obtain the signal priorities for each of the lines in the circuit.
In Procedure 3.1, note that, first, the enumeration process used to construct H(F), for all cases in Step 2 is an implicit one.
Second, for all cases in Step 2, the computation of Equation 2.12 (in terms of the number of multiplication and addition) is reduced approximately by half compared to that of the exact method.
It is interesting to note that when each of the elements of matrix C( 1 ,g) in Equation 2.12 is equal to 1, the I-controllability of g becomes where the notation sum(A) denotes the algebraic sum of all elements of matrix A. Therefore, for a gven signal, the maximum difference, DiffmF,,,between the 1 -priority and the exact I-controllability is
Diffm, = 1-sum(H(F),) (3.6) As an example, for any signal x in a circuit whose fanout inputs have the probability distributions identical to those in Figure 2 , we use Equation 3.6 to compute the maximum difference between the 1-priority and the exact I-controllability of x to be about 0.16. It is certain that this maximum difference will get smaller as the difference between Prob{M,) and Prob{M,) gets larger. Now, the computation of the signal priorities is demonstrated. In each of the following examples, the signal priorities and the exact signal controllabilities are computed. In these results, for a given signal line, the reader should note the following: a) All the time, the 1-priority is smaller compared to the corresponding exact 1 -controllability.
The maximum difference between the two measures is given in Equation 3.6. b) Most of the time, when the 1-priority is higher (lower) than 0.5, the corresponding I-controllability is also higher (lower) than 0.5.
c) The 1-priority does not have a significant effect in guiding the test generation process when the corresponding I-controllability is about 0.5. Example 3.1: Using Procedure 3.1 above, the 1-priority for every internal line of the circuit in Figure 3 is computed. The results for different randomly generated fanout input probability distributions are shown in Figure  4 . Keep in mind that to accelerate a test generation, only signal priorities (not signal controllabilities) are calculated. These values will be used to guide the fault propagation and signal justification processes to prevent the test generation from becoming exhaustive. For Figure 3 is to be justified, one has two choices for (t5, t10) In this case, and if the test generator is set up to examine the inputs of a log~c gate based on a topdown procedure (1 e , the input signal located on the topmost of the schematic of a logic gate is examined first), and if the signal pnonty values shown in Figure 4 is used, t5=1 wll be chosen because the 1-prionty of t5 is higher than 0 5
They are (0, 0) and (1, 1) Example 3.2: This example is for a part of an actual circuit that is now maintained at the Oklahoma City Air Logistics Center, Tinker Air Force Base. The circuit has 7 fanout input variables (see Fipre 5). The simulated results are shown in Figure 6 . Note that, occasionally, the difference between the 1 -priority and the 1 -controllability of a given line is so small that it cannot be shown clearly on a graph. This is the case for signals t6, t23 of Figure 6 . Example 3.3: To show additional detail on how the signal priorities are used to accelerate the test generation, the D-algorithm moth 19661 was used to detect the sal fault on line t13 of the circuit in Example 3.1. In this test pattem generation example, there are three cases to be considered:
a) The test generation is performed without using the signal priorities. The backtracking effort in this case depends on the topology of the circuit.
b) The test generation is guided by at least one signal priority that incorrectly predicts the exact controllability. The line t5 is arbitrarily chosen as a test case in this example. The backtracking effort in this case is expected to be exhaustive.
c) The test generation is guided by at least one signal priority that correctly predicts the exact controllability As in Case b, the line t5 is arbitrarily chosen as a test case. Compared to the other two cases, the backtracking effort in this case is expected to be minimum.
In all cases, first, the backtracking effort made by the test generator is described in terms of the number of the combinations of all signal lines that the test generator tries before it finds a primary input combination for detecting the fault. Second, the signal priority values shown in Figure 4 will be used.
Case a: The test generation is performed without using the priority, i.e., there is no guidance. The test generator first sets line t13 to 0, then performs the signal justification toward the circuit's inputs. When a conflict is found, the test generator backtracks toward the output of the circuit to reselect different values to resolve the conflict. The process continues until the test pattem that can set line t13 to 0 is found. The desired test pattem is (fl,fL, f3,f4, f5,pl,p2, p3)=(1,0,0,0, 1,0,0, 1 ). The total number of all-signal combinations the test generator tries before this valid input test pattem is found is 298. This number depends on the topology of the circuit.
Case b: In this case, t5 will be set to a fixed value to guide the test generation. Suppose that, for some reason, the priority incorrectly predicts the exact I-controllability of line t5. Instead of using t5=1, the test generator uses t5=0 to guide the search. The result is that the test generation degenerates into an exhaustive process, and finds no input pattem for detecting the sal fault on line t13. For this test generation, the total number of all-signal combinations that the test generator tries is 576. After finding no input pattem to detect the fault on line t13, the test generator, by default, will have to backtrack, switch t5 to I , and resume the test generation.
Case c: In this case, the test generator uses t5=1 according to the value in Figure 4 . Since the test generation is correctly guided this time, the total number of all-signal combinations that the generator tries is 11. This number is the smallest compared to the other two cases. The input test pattern required to detect the fault is the same as that of Case a.
CONCLUSIONS
In this research, we introduced signal priorities to guide the test generation process and demonstrated that the computation process is greatly reduced over previous methods involving signal controllabilities.
We employed the minimum-value distributions of the fan-out input variables of the circuit to achieve the significant reduction in the computation effort. Then based on these distributions, we enumerated only those test pattems which contributed a significant weight to the computation of the signal controllability of a circuit line. The signal priority was the result of this implicit computation process.
We showed that this implicit method reduced the amount of computation for the signal priority of a gwen line in a circuit by about half compared to the exact signal controllability. We also demonstrated that the overall DATPG was significantly accelerated by using the signal priorities. A method for evaluating the maximum difference between the 1-priority and the exact I-controllability for any given signal in a circuit was also presented. 
